

1. (a) For a voltage amplifier, what are its ideal input resistance and ideal output resistance? (5%)
- (b) For the ideal diode circuit shown in the Fig. 1, find current  $I$ . Assume  $R = 1\text{K}\Omega$ . (5%)
- (c) Describe the reason that causes the potential barrier in the depletion region of  $pn$  junction. (5%)
- (d) Please draw a figure of drain current  $i_D$  vs.  $v_{GS}$  for both Enhancement mode NMOS and Depletion mode NMOS. (5%)
- (e) Compared with common-gate amplifier and common-drain amplifier, what's the main reason that limits the high frequency response of the common-source amplifier? (5%)
- (f) For the circuit shown in Fig. 2, if  $R_2 = 2R_1$  and  $v_I = -2\text{V}$ , indicate the voltages of  $v_O$  and  $v_A$ . Assume that the diodes have  $0.7\text{V}$  voltage drops when conducting. (5%)
- (g) The phase of a negative feedback amplifier is  $-150^\circ$  while its loop gain is  $0\text{ dB}$ . Please indicate the amplifier's phase margin. (5%)
- (h) Describe the Barkhausen criterion of oscillation. (5%)
- (i) Please compare the transconductance  $g_m$ , output resistance  $r_o$ , intrinsic voltage gain  $A_0$ , input resistance  $R_i$  and power dissipation  $P_{diss}$  between BJT and FET. (5%)
- (j) The circuit shown in Fig. 3 is a variation of class AB output stage. Please describe the purpose of  $Q_5$  and  $R_{E1}$ . (5%)




Fig. 1




Fig. 2




Fig. 3

2. For the circuit shown in Fig. 4, derive the relation between  $I_O$  and  $I_{REF}$  under finite current gain  $\beta$  and identical transistors. (5%)




Fig. 4

